


### FEATURES

- The LCD of the Unit is STHC (Super Twisted High Contrast) Gray Type
- Low Power Consumption
- Thin, Lightweight Design Permits Easy Installation in a Variety of Equipment
- General Purpose CMOS:
  - The Unit can be Easily Interfaced to a Microcomputer With Common 4-Bit and 8-Bit Parallel Inputs and Outputs
- Built-in Character Generator ROM, RAM and Display Data RAM:
  - Character Generator ROM – 160 Different  $5 \times 7$  Dot Matrix Character Patterns
  - Character Generator RAM – Eight Different, User-Programmed  $5 \times 7$  Dot Matrix Patterns (Write Capability by Program)
  - Display Data RAM –  $80 \times 8$  Bits

- Extensive Instruction Set:
  - Display Clear, Cursor Home, Display ON/OFF, Cursor ON/OFF, Character Blink, Cursor Shift, and Display Shift
- Internal Automatic Reset Circuit at Power-On. Refer to the Separated Users Manual for Dot Matrix LCD Units With Built-In Controllers
- Operates From a Single 5 V Power Supply and Incorporates an LCD Panel Which Provides a Highly Stable Display Over a Wide Range of Temperatures

### DESCRIPTION

The SHARP LM16A21 Dot Matrix LCD Unit consists of a combination of a  $5 \times 7$  dot 16-character 2-line dot matrix LCD panel, LCD driver, and controller LSI mounted on a single printed circuit board. Incorporating mask ROM-based character generator and display data RAM in the controller LSI, the unit is capable of efficiently displaying the desired characters under microcomputer control.



5013-5

Figure 1. LM16A21 Block Diagram

**MECHANICAL SPECIFICATIONS**

PARAMETER	SPECIFICATIONS	UNIT	NOTE
Outline Dimensions	84 (W) × 44 (H) × 11 max (D)	mm	–
Active Area	61 (W) × 15.8 (H)	mm	–
Display Format	16 characters × 2 lines	–	–
Character Format	5 × 7 dots, with cursor	–	–
Character Size	2.96 (W) × 4.86 (H) (5 × 7 dots)	mm	–
Dot Size	0.56 (W) × 0.66 (H)	mm	–
Dot Spacing	0.04	mm	–
Character Color	Dark blue	–	1
Backlight Color	Gray	–	1
Weight	Approximately 28	g	–

**NOTE:**

1. Due to the characteristics of the LC material, the colors vary with environmental temperature.

**ABSOLUTE MAXIMUM RATINGS**


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	NOTE
$V_{DD} - V_{SS}$	Supply Voltage (Logic)	-0.3	+6.5	V	–
$V_O - V_{SS}$	Supply Voltage (LCD Drive)	0	+6.5	V	$V_{DD} > V_O$
$V_{IN}$	Input Voltage	-0.3	$V_{DD} + 0.3$	V	–
Tstg	Storage Temperature	-25	+70	°C	–
Topr	Operating Temperature	0	+50	°C	–

**ELECTRICAL CHARACTERISTICS ( $t_A = 25^\circ\text{C}$ )**

SYMBOL	PARAMETER		MIN.	TYP.	MAX.	UNIT	NOTE
$V_{DD} - V_{SS}$	Supply Voltage (Logic)		4.75	5.0	5.25	V	–
$V_O - V_{SS}$	Supply Voltage (LCD Drive)		–	0.5	–	V	$V_{DD} = 5.0\text{ V}$
$V_{IL}$	Input Voltage	'L'	–0.3	–	0.6	V	–
$V_{IH}$		'H'	2.2	–	$V_{DD}$	V	–
$V_{OL}$	Output Voltage	'L'	–	–	0.4	V	$I_{OL} = 1.2\text{ mA}$
$V_{OH}$		'H'	2.4	–	–	V	$I_{OH} = -0.205\text{ mA}$
$I_{IL}$	Input Leakage Current		–	–	1	$\mu\text{A}$	–
$f_{OSC}$	Internal Oscillating Frequency		–	250	–	kHz	–
$I_{DD}$	Supply Current		–	1.6	2.2	mA	$V_{DD} = 5.0\text{ V}$ $V_O = 0\text{ V}$
$P_D$	Power Dissipation		–	8	11	mW	$V_{DD} = 5.0\text{ V}$ $V_O = 0\text{ V}$

**INTERFACE TIMING ( $V_{DD} = 5.0\text{ V} \pm 5\%$ ,  $t_A = 0\text{ to }50^\circ\text{C}$ )**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$t_{CYCE}$	Enable Cycle Time	1000	–	–	ns
$PW_{EH}$	Enable Pulse Width	450	–	–	ns
$t_{ER}, t_{EF}$	Enable Rise/Fall Time	–	–	25	ns
$t_{AS}$	RS, R/W Setup Time	140	–	–	ns
$t_{AH}$	Address Hold Time	10	–	–	ns
$t_{DSW}$	Data Setup Time	195	–	–	ns
$t_{DDR}$	Data Delay Time	–	–	320	ns
$t_H$	Data Hold Time (Write)	10	–	–	ns
$t_{DHR}$	Data Hold Time (Read)	20	–	–	ns



5013-1

Figure 2. Interface Timing Chart

## PIN CONNECTIONS


PIN NUMBER	SYMBOL	DESCRIPTION	CONNECTION
1	V <sub>SS</sub>	Ground Potential	GND: 0 V
2	V <sub>DD</sub>	Power Supply (Logic)	+5 V Power Supply
3	V <sub>O</sub>	Contrast Adjustment Voltage	Adjust the contrast by supplying voltage from 0 V to 5 V.
4	RS	Register Select Pin	Control signal inputs
5	R/W	Read/Write Pin	
6	E	Enable Pin	
7	DB <sub>0</sub>	Code I/O Data LSB	<ul style="list-style-type: none"> <li>• Data bus signals</li> <li>• DB<sub>7</sub> may also be used to check the busy flag</li> <li>• Lines DB<sub>0</sub> - DB<sub>3</sub> are not used when interfacing with a 4-bit microprocessor</li> </ul>
8	DB <sub>1</sub>	Code I/O Data 2nd Bit	
9	DB <sub>2</sub>	Code I/O Data 3rd Bit	
10	DB <sub>3</sub>	Code I/O Data 4th Bit	
11	DB <sub>4</sub>	Code I/O Data 5th Bit	
12	DB <sub>5</sub>	Code I/O Data 6th Bit	
13	DB <sub>6</sub>	Code I/O Data 7th Bit	
14	DB <sub>7</sub>	Code I/O Data MSB	

**OPTICAL CHARACTERISTICS ( $V_{DD} - V_O = 4.0\text{ V}$ ,  $t_A = 25^\circ\text{C}$ )**

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT	NOTE	
$\theta_2 - \theta_1$	Viewing Angle Range	$\phi = 0^\circ$ $\theta_1 < \theta_2$	$C_0 \geq 2.0$	60	-	-	degrees	1
$\theta_1$			$C_0 = 2.0$	-	-	-25		
$\theta_2$		$\phi = 45^\circ$ $315^\circ$ $\theta_1 < \theta_2$	$C_0 \geq 2.0$	60	-	-		
$\theta_2 - \theta_1$			$C_0 = 2.0$	-	-	-25		
$\theta_1$				25	-	-		
$\theta_2$				-	-	-		
$C_0$	Contrast Ratio	$\theta = 0^\circ, \phi = 0^\circ$	3.0	5.0	-	-	2	
$t_R$	Response Speed – Rise	$\theta = 0^\circ, \phi = 0^\circ$	-	150	250	ms	3	
$t_D$	Response Speed – Decay	$\theta = 0^\circ, \phi = 0^\circ$	-	150	250	ms		

**NOTES:**

- The viewing angle range may be defined as shown in Figure 3.
- Contrast ratio is defined as follows:  
When input signal is applied to the unit to select (turn on) the LCD dots (pixels) to be measured in the optical characteristics test method as defined in Figure 4.  
Contrast ratio =  $\frac{\text{Photodetector output voltage with non-select waveform being applied}}{\text{Photodetector output voltage with select waveform being applied}}$   
Measurement wave length:  $\lambda = 580\text{ nm}$
- When input signal for selecting or non-selecting the dots to be measured are applied using the optical characteristics test method shown in Figure 4. The response characteristics of the photodetector output are measured as shown in Figure 5.



**Figure 3. Definition of Viewing Angle**




Figure 4. Optical Characteristics Test Method




Figure 5. Definition of Response Time



## PIN DESCRIPTION

### V<sub>DD</sub> and V<sub>SS</sub> Pins

V<sub>DD</sub> and V<sub>SS</sub> pins are for power supply. V<sub>SS</sub> pin is grounded, and V<sub>DD</sub> pin is supplied with +5 V. The voltage necessary to drive the LCD is generated in the unit.

### RS Pin

The controller LSI contains two 8-bit registers: instructions register (IR) and data register (DR).

RS pin selects these registers. IR serves to store instruction codes for display clear, shift, etc. and address information for display data RAM (DD RAM), character generator RAM (CG RAM); DR serves to temporarily store data to be written into DD RAM and CG RAM.

- '0': Instruction register (Write)  
Busy flag register; address counter (Read)
- '1': Data register (Read/Write)

### R/W Pin

Read or write selection signal pin.

- '0': Write
- '1': Read

### E Pin

Data read or write operation enable signal pin.

### DB<sub>0</sub> to DB<sub>7</sub> Pins

Tri-state bidirectional data bus pins. The bus allows data to be transmitted to or received from the external circuit. DB<sub>7</sub> serves also as busy flag output. When the unit is interfaced to a microcomputer with 4-bit parallel outputs, DB<sub>0</sub> to DB<sub>3</sub> pins are not used.

### V<sub>0</sub> Pin

Viewing angle is varied and contrast is adjusted by changing input voltage between +5 V to 0 V by applying bias voltage to the LCD driver.


## INSTRUCTION SET

INSTRUCTION	CODES										DESCRIPTION	
	RS	R/W	DB <sub>7</sub>	DB <sub>6</sub>	DB <sub>5</sub>	DB <sub>4</sub>	DB <sub>3</sub>	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>		
Display Clear	0	0	0	0	0	0	0	0	0	0	1	Clears entire display area, restores display from shift, and loads address counter with DD RAM address 00H.
Display/Cursor Home	0	0	0	0	0	0	0	0	0	1	*	Restores display from shift and loads address counter with DD RAM address 00H.
Entry Mode Set	0	0	0	0	0	0	0	0	1	I/D	S	Specifies cursor advance direction and displays shift mode. This operation takes place after each data transfer.
Display ON/OFF	0	0	0	0	0	0	1	D	C	B		Specifies activation of display (D), cursor (C), and blinking of character at cursor position (B).
Cursor/Display Shift	0	0	0	0	0	1	S/C	R/L	*	*		Shifts display or move cursor.
Function Set	0	0	0	0	1	DL	1	0	*	*		Sets interface data length (DL).
CG RAM Address Set	0	0	0	1	ACG							Loads the address counter with CG RAM address. Subsequent data is CG RAM data.
DD RAM Address Set	0	0	1	ADD							Loads the address counter with a DD RAM address. Subsequent data is DD RAM DATA.	
Busy Flag/Address Counter Read	0	1	BF	AC							Reads out busy flag (BF) and contents of address counter (Ac).	
CG RAM/DD RAM Data Write	1	0	Write data							Writes data into DD RAM or CG RAM.		
CG RAM/DD RAM Data Read	1	1	Read data							Reads data from DD RAM or CG RAM.		

## NOTES:

I/D = 1: Increment  
 S = 1: Display shift  
 D = 1: Display ON  
 C = 1: Cursor ON  
 B = 1: Character at cursor position blinks  
 I/D = 0: Decrement  
 S = 0: Display freeze  
 D = 0: Display OFF  
 C = 0: Cursor OFF

B = 0: Character at cursor position unblinks  
 S/C = 1: Display shift  
 R/L = 1: Right shift  
 DL = 1: 8 bits  
 BF = 1: During internal operation  
 S/C = 0: Internal cursor shift  
 R/L = 0: Left shift  
 DL = 0: 4 bits  
 BF = 0: End of internal operation




**Figure 6. Display Address  
(When the Display is Not Shifted)**

HIGH-ORDER LOW-ORDER 4 BIT	HIGH-ORDER													
	0000	0010	0011	0100	0101	0110	0111	1010	1011	1100	1101	1110	1111	
xxxx0000	CG RAM (1)		0	Q	P	\	P	-	9	E	0	*		
xxxx0001	(2)	!	1	A	Q	a	9	7	7	4	3	*		
xxxx0010	(3)	"	2	B	R	b	r	4	W	X	*	0		
xxxx0011	(4)	#	3	C	S	c	s	J	9	T	E	0		
xxxx0100	(5)	\$	4	D	T	d	t	\	I	T	P	*	a	
xxx0101	(6)	%	5	E	U	e	u	.	0	+	1	0	U	
xxx0110	(7)	&	6	F	V	f	v	7	0	2	3	*	Σ	
xxxx0111	(8)	'	7	G	W	g	w	7	+	7	9	*	π	
xxxx1000	(1)	(	8	H	X	h	x	4	0	*	U	r	7	
xxxx1001	(2)	)	9	I	Y	i	y	0	7	U	U	'	*	
xxxx1010	(3)	*	:	J	Z	j	z	2	0	n	v	*	7	
xxxx1011	(4)	+	;	K	L	k	l	(	*	7	0	*	7	
xxxx1100	(5)	,	<	L	*	l	l	7	9	7	7	0	7	
xxxx1101	(6)	-	=	M	I	m	i	2	7	\	U	0	÷	
xxxx1110	(7)	.	>	N	^	n	^	3	0	0	'	7		
xxxx1111	(8)	/	?	O	_	o	+	W	U	7	"	0	*	


**NOTES:**

1. CG RAM is character generator RAM in which user-definable character patterns are stored.
2. X mark: prohibition of input.

Figure 7. Input Code Vs. Charater Pattern



**CHARACTER PATTERN  
DETAILS  
(S = 5/1)**



PIN #	SIGNAL	PIN #	SIGNAL
1	V <sub>SS</sub>	8	DB <sub>1</sub>
2	V <sub>DD</sub>	9	DB <sub>2</sub>
3	V <sub>O</sub>	10	DB <sub>3</sub>
4	RS	11	DB <sub>4</sub>
5	R/W	12	DB <sub>5</sub>
6	E	13	DB <sub>6</sub>
7	DB <sub>0</sub>	14	DB <sub>7</sub>

5013-8